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AUNT: A UNIVERSAL NETLIST TRANSLATOR 
PETER B. REINTJES 
D The declarative nature of electronic-circuit description languages makes 
them ideally suited to translation by logic programming, and the limited 
domain of information makes it practical to implement a translator which 
operates on the logical form (the “meaning” of the circuit), rather than one 
which simply recognizes patterns in syntactic structures. Because creation 
of the logical form is independent of the target language, and this logical 
form is decoupled from the source language from which it was created, 
AUNT implements a large number of virtual translators among the universe 
of circuit description languages. AUNT can thus make any VLSI/CAD 
system an open system, allowing designs to be transferred between diverse 
sets of tools. a 
1. INTRODUCTION 
1. I. Hardware Description Languages 
The diversity of tools that have been developed for electronic design has fostered 
several circuit description, or hardware description, languages (HDLs). By taking 
advantage of various properties of logic programming in PROLOG, the AUNT 
program was written to handle the growing need to translate design descriptions 
between these hardware description languages. 
These languages generally fall into one of two categories: physical or electrical. 
Physical descriptions consist of geometric shapes of different materials (for example, 
metal or polysilicon) in a two-dimensional space, while electrical descriptions 
usually define a multiply connected network of electrical elements such as transis- 
tors, resistors, and capacitors. An HDL which describes interconnected logic gates is 
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considered to be a special kind of electrical description. An electrical description 
can always be inferred from a physical description by circuit extraction, because the 
geographical information completely specifies the electrical characteristics of the 
components. There are, however, many possible physical layouts which may corre- 
spond to a given electrical description. In fact, finding the best physical layout for 
an electrical specification is a large part of the VLSI circuit design process. 
1.2. The Need for an HDL Translator 
The following list is far from exhaustive, but indicates some of these languages and 
the tools which employ them: 
TEGAS HDL is a gate-level language used for simulation, test generation, and fault 
analysis. 
VHDL is a standard design language proposed by the Department of Defense 
VHSIC program. 
SIM is used by switch-level simulation, critical-path analysis, and electrical 
optimization programs. 
SPICE is the language of the industry standard simulator from Berkeley [l]. 
ICDL is a symbolic layout language used in the MULGATM System from AT&T 
Bell Laboratories [2]. 
ABCD is a descendant of ICDL and is used in MCNC’s VIVIDTM System [3]. 
EDIF is a standard interchange format for layout and electrical information. 
Caltech Intermediate Form (CIF) is an industry standard for physical layout [4]. 
CAESAR, MAGIC, and EXT are the languages in the Berkeley layout editors and 
design-rule checkers [5,6]. 
CDS-II is the database format of the CALMA editor, which also has electrical and 
design-rule checking and mask generation software. 
Individual VLSI designers may use several of these languages, and organizations 
involved in design research may require access to nearly all of them. Thus, there is a 
great need for translators to carry descriptions between these different hardware 
description languages. 
1.3. Current HDL Translation 
A number of translators which perform individual translations are available, but 
this collection of one-way translators is far from being a complete set and requires a 
significant amount of software maintenance. 
The incompleteness of a set of translators can be partially offset by chaining 
together translations which carry a description through a series of languages. But a 
translation between two languages which passes through an intermediate language 
may lose information that a direct translation would not. For example, a translation 
from EXT to SPICE that employs the two translators EXTSSIM and SIM2SPICE loses 
information about the design’s hierarchical structure, since there is no representa- 
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tion for hierarchy in the SIM language. In the translator described in this paper, 
AUNT, all translations are direct and are only subject to the constraints imposed by 
the two languages involved. 
2. TRANSLATION BY LOGIC 
Viewed simply as a programming language, PROLOG has 
other languages, and direct benefits could be claimed 
several advantages over 
from its use in many 
applications. Setting aside the immediate advantages of symbolic programming and 
a mixed interpreted/compiled environment, there are a number of aspects which 
make PROLOG particularly appropriate for the HDL translation problem. 
2. I. Parsing 
PROLOG is well suited to parsing and translation tasks. For this application, the 
syntax of the languages involved was relatively simple, and the entire parsing task, 
including lexical analysis, was done in PROLOG. The definite-clause grammar 
(DCG) syntax was used, and the resulting grammars also serve to generate the 
textual output of the languages. By merging the parsing and generation function, all 
modifications to the language are made in only one place with no possibility of a 
reading and writing mismatch. This bidirectional property of DCGs has rarely been 
exploited, due to the complexity of most languages. 
The construction of parsers would have been the largest part of AUNT implemen- 
tation without the use of DCGs. Furthermore, it is crucial to the translator’s 
usefulness that new parsers can be added easily. The current implementation 
contains six HDL parsers, two technology file parsers, and a parser for an interac- 
tive interface language. 
2.2. The Declarative Style 
The declarative nature of the hardware description languages leads naturally to a 
declarative specification of the translation operation. Very little of the translation 
task requires procedural algorithms or depends upon side effects. 
Since these translations map a static declarative description into another dec- 
larative description, there is no procedural control implied by the task, and ap- 
propriately, the implementation in PROLOG is similarly unburdened by control 
information. 
2.3. The LFL formalism 
In natural-language translation, the formalism of representing complete information 
(syntactic plus logical forms) in a translator is attractive from a theoretical view- 
point, but has been found impractical because it requires a large amount of “world 
knowledge” [7]. McCord refers to such a complete description as the “logical-form 
language” (LFL). Fortunately, an HDL description contains almost all the informa- 
tion in the syntactic structure of the language, and the only other “world knowl- 
edge” required is easily available in the form of technology files-files which 
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describe such things as the characteristics of primitive elements uch as transistors, 
and electrical properties such as resistivity and capacitance of the different materi- 
als. For the EXT and MAGIC languages, a single file [6,8] contains the list of 
elemental types, constraints on various constructs, and default interpretations of 
partially specified constructs. 
Although vastly simpler than natural-language translation (in fact, because of 
this simplicity), the LFL formalism seems appropriate for HDL translation. If we 
can construct an LFL which contains the logical form of the circuit, it is quite easy 
to generate a description in another language, particularly if we already have a 
parser which creates an LFL from that language. If the same LFL is common to all 
of the description languages, it can be said to contain the meaning of the circuit. 
The LFL in the current implementation can best be visualized as a language 
which has statements to describe all of the circuit elements expressible in the SPICE, 
SIM, and ABCD languages, together with all the parameters for those elements: 
transistor position and orientation (ABCD), transistor drain area and perimeter 
(SPICE), direction of signal flow (SIM), etc. 
In AUNT, the LFL for the currently supported class of hardware description 
languages is a list of ce 1 L / 6 terms. The first ce IL / 6 term represents the top-level 
cell, and the others represent subcircuits which are called directly or indirectly by 
the top-level cell: 
cellCName,Elements,NETS,PINS,BBox) 
where E Lemen t s is a list containing any of the following primitive terms: 
devCName,Type,Point,Mod.s,S,G,D,Dir,Ext) 
pinCName,Layer,Point,Net,Ext) 
wireCName,Layer,Width,PList,Net,Ext) 
contactCName,Type,Point,Mods,Net,Ext) 
capacitorCNetworkl,Network2,CValue) 
resistorCNetworkl,Network2,RValue) 
nodeCName,Resistance,Capacitance,Layers) 
instanceCName,Cellname,Mods,CList,Matrix,Ext) 
NETS is a list with an entry for each electrical node in the cell. If a single node 
has more than one name, there will be an entry for each name in NETS, but their 
Network fields will be unified: 
NETS=Cnn~Namel,Networkl~,nn~Name2,Net2~,nn~Name3,Net3~...3 
PINS is a list of atoms identifying the nets which connect with outside cells: 
PINS=CNamel,Name2,Name3...1 
The CLi s t which appears in the i ns tance / 6 term is a list of connections 
identifying a named node in the parent cell, the named node in the instantiated cell 
to which it is connected, and its corresponding Network. 
CList=CcnCLowLevelName,HIghLevelName,Net~, 
cnCLLN,HLN,Net2)...1 
The Ce 1 lname variable in the instance / 6 term identifies the instantiated cell 
by name. The Poi n t and modifier fields (Mods) contain physical location and 
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orientation information. Similarly, the Matrix and BBox variables in the in- 
s t ante / 6 and ce IL / 6 terms contain information for coordinate transformations 
and cell layout sizes. Currently, in the absence of higher-order tools to find 
topologies and automatically generate transistor placements, a translation from a 
purely electrical description language necessarily leaves these variables uninstanti- 
ated. 
2.4. The Logical Variable 
PROLOG’s manipulation of logical variables very closely matches the act of 
interconnecting wires in an electronic circuit. The ability to unify uninstantiated 
variables, insuring that they will ultimately have the same value even if that value is 
yet unknown, is an excellent tool to derive the “meaning” of a circuit (its intercon- 
nections) from bits of information which imply partial connections. In one form or 
another, a similar mechanism must exist in all circuit extraction programs as well as 
many translation programs. 
2.5. Summary: HDL Translation in Logic 
In summary, a universal HDL translator is well suited to implementation in logic 
programming because: 
The task requires the writing of several parsers, and its expansion depends upon 
the ease with which additional parsers can be incorporated. 
The declarative style is a natural way to describe the translation task, and there is 
little need to exert procedural control. 
The domain of knowledge is limited enough to allow the derivation of a 
logical-form language. 
Unification and logical variables are perfectly suited to the representation of 
electrical-circuit connectivity. 
3. A UNIVERSAL NETLIST TRANSLATOR 
This description of the translator will begin with a review of a simpler translator 
which was a precursor to AUNT, proceed to an overview of the primary components 
of the translator, and then give a closer view of the LFL structure. 
3.1. A Simple Multilingual Translator 
A simple form of multilingual translator which was limited to physical layout 
languages was the VIVID TM System ATOLL program (A Translator Of LayOUt 
Languages [9])_ ATOLL contains five sets of parsing and printing routines, one set for 
each of the standard geometric layout languages (CIF, CALMA, CAESAR, PHL, and 
LLAMA, the MCNC layout language). Whichever parser is employed to read in a 
circuit description, the program builds the same generic internal data structure (the 
LFL). 
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TABLE 1. Hardware description language characteristics 
Characteristic SPICE SIM EXT ABCD CIF 
Explicit connectivity 
Parasitics 
Symbolic objects 
Symbolic names 
Hierarchy 
Arrays 
Symbolic topology 
Physical topology 
X X X 
X X 
X X X X 
X X X X 
X X X X 
X X X 
X 
X X 
In this case, the LFL is the same for all layout languages, and is easily inferred 
from the syntactic structure. Thus, after reading the layout description, ATOLL 
contains an internal representation of the layout which is independent of the input 
language. At this point, one of the sets of printing routines is selected, and the 
internal description is printed in the desired output language. Modifications to the 
structure (such as scaling, rounding, and coordinate system translations) are done 
by a set of common routines which are called by the parsing and printing routines. 
Given a version of ATOLL which supports translation between five languages, the 
addition of parsing/printing routines for a new language effectively creates 10 new 
translators. Thus N* virtual translators result from the interaction of N language 
specific modules. 
3.2. Netlist Languages 
Table 1 lists some commonly used electrical and physical circuit design languages. 
SPICE is prototypical of the electrical description languages, and CIF is probably the 
most widely known physical, or layout, language. Symbolic layout languages such as 
ABCD can be seen as crossover languages which, like SPICE, have explicit electrical 
components such as transistors, but also contain placement information in common 
with CIF. It is relatively simply to translate a language like ABCD to SPICE, and there 
are several implementations of symbolic compactors, which effectively translate 
from ABCD to CIF. Netlist translation is more difficult than layout translation, 
because electrical description languages have less uniformity of content than layout 
languages. For example, the SIM language, as used with the U.C. Berkeley VLSI 
tools, supports attributes which indicate the direction of signal flow through a 
transistor. Some critical-path analyzers must have this information in order to 
restrict the number of possible paths to a reasonable number. Similarly, SPICE 
statements for resistor and capacitor elements give a level of detail that is necessary 
for accurate circuit simulation. Unfortunately, SPICE contains no mechanism for 
representing logic flow, and SIM has no statement to represent a resistor. 
Undeniably, information will be lost during translations between these two 
languages. Because of this lost information, some translations can be almost trivial, 
simply throwing away most of the input data, while their inverses (inferring those 
data in their absence) represent difficult problems, some of which are currently 
being approached with techniques from the field of artificial intelligence. 
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3.3. The Elements of Translation 
From the table of language characteristics we can see the various subproblems that 
must be solved by a translator. By the careful design of a generic data structure (the 
LFL), we can treat many of these subproblems as being language independent. 
Similar modularizations have been used in natural-language translation systems 
17,101. 
The translator can be decomposed into sections which handle the declarative 
information about the various languages, the individual language parsers, the 
deterministic structural transformations and conditional transformations, and the 
main translation algorithm. 
3.3.1. Language Characteristics. Table 1, which gives the characteristics of dif- 
ferent languages, appears inside AUNT as a series of facts which will influence the 
translation: 
symboLic(abcd). 
topoLogy(abcd). 
hierarchytabcd). 
hierarchy(spice). 
hierarchytext). 
arraystabcd). 
arraystext). 
expLicit_connectivity(spice). 
expLicit_connectivity(sim). 
parasitics(spice). 
3.3.2. Parsing Algorithms. Parsers for each of the four initial languages were 
built using the definite-clause grammar (DCG) syntax of PROLOG. The DCG 
notation is similar to other notations for defining context-free grammars, such as the 
Backus-Naur form (BNF) or the language used to define grammars for the YACC 
(yet Another compiler compiler) program available on UNIXTM systems. I will 
follow the convention of describing the PROLOG goals with comments that express 
typing and mode information. Variable names are chosen to express the correspond- 
ing type, and the prefixes + and - indicate when a clause requires instantiation (+) 
or causes the instantiation of a variable (-). 
These parsers are available through the goal 
parse(+Language,+CeLL,-LFL) 
which requires the input language (ABCD, SPICE, etc.), and the name of the circuit (or 
cell) to be specified, and unifies the third argument with the LFL structure 
representing the circuit. Thus, the goal 
?- parse(abcd,aLu,LFL) 
would read the ABCD circuit description of the circuit named a Lu and unify it with 
the variable LFL. Similarly, if the goal 
?- produce(sim,aLu,LFL) 
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is called with an instantiated LFL, the low-level grammar rules will be called to 
generate a textual description of the circuit which will be written into the file 
ALUSIM. 
3.3.3. Structural Transformations. With the source description parsed into the 
LFL, we need a series of operations which can make structural modifications to the 
LFL so that it explicitly represents all of the characteristics required by the target 
language. For example, when translating to a language which has no way to 
represent hierarchy, a circuit described as a row of ten identical flip-flops, each with 
twenty transistors, must be flattened out to an equivalent circuit defined as a single 
structure containing two hundred transistors. Similarly, if the input language 
describes nodes as having a lumped resistance and capacitance, but the target 
language requires a network of two-terminal resistive and capacitive elements, we 
may wish to transform the lumped model into a hybrid-pi network of resistors, 
capacitors, and intermediate nodes [6,11]. 
Some of these transformations are: 
f lat_hier( +LFL,- LFL 1 -replicates the contents of all hierarchical struc- 
tures below the top-level cell into a nonhierarchical structure. 
sym_extract( +LFL,- LFL 1 -performs circuit extraction on a symbolic lay- 
out LFL. Symbolic-layout languages uch as ABCD and MULGA contin transis- 
tors, wires, and contacts as their primitive elements. 
do_parasi tics( +LFL,- L FL 1 -parasitic resistance and capacitance ele- 
ments are inferred from symbolic elements and/or lumped material character- 
istics. 
3.3.4. Conditional Transformations. Tasks such as hierarchy flattening and circuit 
extraction are conditionally called, depending upon the facts asserted about the 
input and output languages. If the goals of “correcting” the LFL for structural 
information (hierarchy and arrays) or electrical information (extraction) are called, 
their behavior depends on these facts in two ways: (1) if the input language lacks the 
structural characteristic required and the output language requires this information, 
the operation is performed; (2) if the input language inherently contains the 
information or structural form required, or if the output language has no way to 
express the information, then nothing need be done to the LFL (that is, there is no 
need to derive detailed capacitance and resistance information if the output lan- 
guage has no way to represent it). In the following examples, the variables Input 
and Output are instantiated to the names of the source and target languages (i.e. 
ABCD, SPICE): 
% do_arrays( + Input,+Output,+LFL,-LFL) 
% rep_arrays( +LFL,-LFL) does the 
% actual work of replicating arrays 
do_arrays(Input,Output,LFL_In,LFL_Out) :- 
arrays(Input), 
not arrays(Output), 
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rep_arrays(LFL_In,LFL_Out). 
do_arrays(_,_,LFL,LFL). 
% do_hierarchy(+Input,+Output,+LFL,-LFL) 
do_hierarchy(Input,Output,LFL_in,LFL_out) :- 
hierarchy(Input1, 
not hierarchy(Output1, 
flat_hier(LFL_in,LFL_out). 
do_hierarchy(LFL,LFL). 
3: abstractt +LFL,-LFL) 
% The highest level of abstraction 
% for circuit extraction 
abstract(In,_,LFL,LFL) :- 
explicit_connectivity(In). 
abstracttIn ,_,LFL_In,LFL_Out) :- 
wirelist_connectivity(In), 
merge_extract(LFL_In,LFL_Out). 
abstract(In,Out,LFL_In,LFL_Out) :- 
topology(In), 
explicit_connectivity(Out), 
sym_extract(LFL_In,LFL-Out). 
In addition, the predicate rc_mode I/ 4 is available for deriving the previously 
mentioned hybrid-pi model, as is the predicate do-d i f f u s i on / 4, which reassigns 
active materials (such as diffusion) to be associated with active devices (transistors), 
rather than nodes as they are in the lumped-model languages. 
33.5. The Translator. Given these predicates, the following implements the 
translator: 
% translate(+Cell,+Input,+Output) 
translate(Cell,Input,Cell_Out,Output~ :- 
parse(Input,Cell,LFL_O), 
do_arrays(Input,Output,LFL_O,LFL_l1, 
do_diffusion(Input,Output,LFL_l,LFL_2), 
abstract(Input,Output,LFL_2,LFL_3), 
do_hierarchy(Input,Output,LFL_3,LFL_4), 
rc_model(Input,Output,LFL_4,LFL-51, 
produce(Output,Cell_Out,LFL_S). 
14 PETER B. REINTJES 
3.4. The Logic-Direction Problem 
Information about the direction of logic flow through transistors in a network can 
be represented in the SIM language and is required by certain analysis tools [12]. The 
following log i c_di ret t i on algorithm will take an LFL containing transistors 
without direction information and will infer direction markers from the circuit 
topology. A more robust algorithm to assign directions to transistors has been 
developed and reported independently by W. F. Clocksin and M. E. Leeser of 
Cambridge University [13,14], but the simple algorithm presented here is given as 
an example of a typical LFL transformation. In contrast to Clocksin and Leeser, 
this algorithm will not find bidirectional transistors. 
This algorithm modifies the LFL in situ by instantiating the unbound direction 
variable in the terms representing MOS transistors. A logic direction is assigned to a 
transistor if one of the nodes of the transistor is “driven” by a power supply or a 
transistor of the same type. On a given pass, a node is considered “driven” if it was 
marked as such on a previous pass. For example, during the third pass, a node is 
“driven” if it is a power node or if it was marked as “driven” during the first or 
second pass. 
The procedure terminates when a pass makes no new direction assignments: 
% logic_directions(?LFL) 
logic_directions(Cl). 
logic_directions(Ccell(_,Prims,_,_,_)]Tl~ :- 
set_di rections(Prims,_,O), 
logic_directions(T). 
% 
% set_direction(+Prims,?Nodes,+Level) 
% The propagation algorithm is executed until the input 
% “Prims” list is the same as the “Undone” list. 
% 
set_directions(Prims,Nodes,Level) :- 
New-Level is Level+l, 
Propagate(Prims,Undone,New_Level,Nodes), 
Prims = Undone 
; 
set_directions(Undone,Nodes,New_Level) 
I. 
propagate(+Prims,-Undone,+Level,?Nodes) -- Directions 
are assigned as being “in” or “out” relative to the 
drain 
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propagate(Cl,Cl,_,_). 
propagated Cdev( _,Type,_,_,_,Source,_,Drain,out,_ )ITl, 
Undone,Level,Nodes) :- 
is_driven(Source,Type,Level,Nodes), 
I ‘/ 
member(node(Drain,Type,Level),Nodes), 
propagate(T,Undone,Level,Nodes). 
propagate(Cdev( _,Type,_,_,_,Source,_,Drain,in,_)lTl, 
Undone,Level,Nodes) :- 
is_driven(Drain,Type,Level,Nodes), 
I ‘I 
member(node(Source,Type,Level),Nodes), 
propagate(T,Undone,Level,Nodes). 
propagate(CH~Tl,tH~UTl,Level,Nodes) :- 
propagate(T,UT,Level,Nodes), 
% 
% is_driven( tNode,+Type,+Level,+Nodes) 
% 
is_driven(Node,_,_,_) :- 
power(Node1, 
I . . 
is_driven(_,_,_,Nodes) :- 
var(Nodes), 
I ‘I 
fai 1. 
is_driven(Node,Type,Level,Cnode(Node,Type,DLevel)l_l) :- 
I ‘I 
DLeve LXLeve 1. 
is_driven(Node,Type,LeveL,C_IT3) :- 
is_driven(Type,Node,Level,T). 
power(‘Vdd’). 
power(‘GND’). 
The only required cut (!) is in the second clause of i s_dri ven / 4, where 
reaching the end of the incomplete list indicates failure. All other cuts are “green” 
cuts, in that they only affect the efficiency and not the logic of the algorithm. 
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4. CONCLUSIONS 
4.1. Results 
The current implementation of AUNT provides solutions to four problems faced by 
designers at MCNC and in the local community: 
AUNT replaces three translators which were actively in use: The VIVIDTM 
ABSTRACT program, which converted ABCD descriptions to the SPICE language, 
and the Berkeley CAD utilities EXT~SIM and SIM~SPICE. 
AUNT provides a path for accurate simulation of mask-level designs by converting 
EXT descriptions to SPICE. It avoids the destruction of hierarchy and detailed 
electrical information when translating from EXT to SPICE (the natural result of 
chaining EXT~SIM and SIM&PICE together). 
It allows designers using a symbolic-layout system to take advantage of the AESOP 
program developed by Hedlund [15], which computes new transistor sizes for a 
circuit to optimize speed, power, and area. This task requires translation from 
ABCD to SIM, followed by conversion back to ABCD to reflect the changes made 
in the transistor sizes. 
It supports, in one program, translations to (and from) three dialects of the SPICE 
language for three simulators: SPICE, FACTS, and CAZM. All three simulators are 
currently in use at MCNC because they have different tradeoffs of accuracy 
versus execution speed. 
AUNT additionally supports translation to the HILO, NET, and GEMINI netlist 
languages. 
4.2. Implementation 
More than any other single factor, it was the choice of PROLOG as an implementa- 
tion language that made AUNT possible. This is primarily because the tasks of 
parsing, term rewriting, and constraint propagation were fundamental aspects of the 
general translation problem, and they are also the tasks for which PROLOG is 
uniquely suited. At the lowest level of detail, the algorithms in AUNT heavily exploit 
the unification, backtracking, and pattern-matching aspects of PROLOG. 
The bidirectionality of DCGs is exploited in the ABCD, EXT, SIM, and NET 
languages. The SPICE language is more complex, and it became apparent that a 
bidirectional parser would be more trouble than separate parsing and printing 
routines. 
The early implementation of the signal-flow determination was done in 0PS83 
rule-based production system. In general, problems with modest data-set size which 
require the application of a large number of rules are best for such rule-based 
systems. Unfortunately, the logic-direction problem exhibits the opposite character- 
istic-a small number of rules must be applied to circuits containing tens of 
thousands of transistors. Since the production system must build a discrimination 
net with an instance of each rule for every transistor node pair, the resources 
required by this implementation increased unacceptably with the problem size. 
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Several insights were gained from the 0PS83 implementation, including the 
discovery that the initial assumption about the arbitrary interaction of different 
rules was unnecessary, and that a directed constraint-propagation approach to 
signal-flow determination was possible. Thus, the flexibility offered by the produc- 
tion system was not required, and the improved performance of a PROLOG 
implementation allows the algorithm to be applied to much larger circuits. 
The development time for AUNT was quite short, and the software should prove 
to be easily maintainable, if only because of its size, which is approximately 4000 
lines of text, probably an order of magnitude smaller than an equivalent program in 
the c language. The large number of programs which are potentially replaced by 
AUNT makes it difficult to estimate the savings in software maintenance costs. 
The PROLOG implementation may be as much as four times slower than one in 
c, but this constant factor is not considered serious, since translation has never been 
a computational bottleneck. 
The flexibility that results from a PROLOG implementation is also important 
because HDL translation is a developing research area. New languages and the 
divergence of dialects require that existing parser/generators be extended and new 
ones written. 
Perhaps most important, the underlying LFL structure provides a convenient, 
language-independent basis for future analysis and synthesis tools. 
4.3. Logic as a Design Environment 
A multilingual translator is a natural focal point for a design environment which is 
characterized by a high degree of new-tool development and tool evolution. Al- 
though HDL translation seems a modest enough task, the existence of a universal 
translator suggests a different way of viewing the VLSI design environment. In 
particular, a synthesis tool such as a layout generator (one of the primary compo- 
nents of a silicon compiler) can be viewed as a translator plus an “augmentation” 
algorithm. 
TOPOLOGIZER is a tool developed by Kollaritsch and Weste at AT&T Bell 
Laboratories [16] to find a symbolic layout topology in ICDL for a network of 
transistors. This transformation corresponds to the most difficult step in mapping a 
purely electrical language, such as SPICE, to a physical layout language. The 
mapping is one-to-many and the layouts generated are not optimal, but TOPOLO- 
GIZER demonstrates that it is possible to “discover” a topology for an arbitrary 
transistor network. 
The rules, general utilities, and the LFL representations available in the AUNT 
translator provide a highly language-independent environment for synthesis algo- 
rithms such as TOPOLOGIZER. Given the existence of the transformation 
f i nd_topo Logy( + LFL,-LFL), the translator could incrementally begin to take 
on the role of a silicon compiler. 
In addition to experimentation with topology inference, current work is under- 
way to add support for the EDIF circuit description language, and the addition of a 
layout extraction algorithm is planned in order to allow mask-level languages to be 
included as “source” languages for the translator. 
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4.4. Summary 
The current need for netlist-language translation is being met only minimally by a 
disparate collection of specialized tools. A global view of the characteristics of many 
different hardware description languages uggests a unified solution to the problem 
of multilingual translation. 
Logic programming is a natural formalism for defining the translation of these 
simple, declarative languages. Unlike the situation in natural-language translation, 
all of the relevant context is available, so that an internal logical form can be 
constructed that represents the complete semantic meaning of the circuit. 
At the detail level, PROLOG is uniquely suited to solve many of the subproblems 
of this translation task. The world information required for the semantic analysis 
comes from the collection of diverse sources in the form of technology files, 
requiring a diversity of parsers. In addition, information such as connectivity or 
logic direction flow only exists implicitly in some descriptions and must be derived 
by inference algorithms of varying sophistication. 
AUNT is multilingual translator developed to provide paths between previously 
closed VLSI/CAD systems. By extension, it can define a flexible interface in which 
the important attributes of many different circuit design languages can be exploited 
in a language-independent environment. 
I would like to thank Bruce T. Smith for a particularly cogent introduction to logic programming as well 
as many productive discussions. 
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